RISC-V Microarchitectural Design-Space Exploration in Chipyard
Dec 15, 2024 · 3 min read · RISC-V Chipyard BOOM Rocket Chip Memory Hierarchy Branch Prediction Performance Analysis ·ECE 5504 — Computer Architecture · Virginia Tech · Fall 2024 Team project with Alok Mehendale and Benjamin Rice. Benchmarks were divided between us: Alok took rsort and vvadd, Benjamin took towers and median, and I took FFT and SHA-256. Results were combined for the final report. Problem General-purpose processor …
Read More