Floating-Point Arithmetic: Performance vs. Area on an FPGA
Apr 20, 2026 · 3 min read · FPGA SystemVerilog Floating Point Pipelining Design Space Exploration Cyclone V Quartus Hardware Design ·ECE 4515 — Digital Design II · Virginia Tech · Spring 2026 A hardware design-space exploration: build the same floating-point datapath at different pipeline depths, synthesise each on a Cyclone V, and measure what the extra performance actually costs in silicon. The question Deeper pipelines let a datapath run at a …
Read More